

www.ti.com

120-V Boot, 3-A Peak, High F	requency, High-Side/	Low-Side Driver
------------------------------	----------------------	-----------------

FE.	A.	Tl	JF	RES

- Specified from -40 °C to 140 °C
- **Drives Two N-Channel MOSFETs in High-Side/Low-Side Configuration**
- Maximum Boot Voltage 120 V
- Maximum VDD Voltage 20 V
- On-Chip 0.65-V VF, 0.6-Ω RD Bootstrap Diode
- **Greater than 1 MHz of Operation**
- 20-ns Propagation Delay Times
- 3-A Sink, 3-A Source Output Currents
- 8-ns Rise/7-ns Fall Time with 1000-pF Load
- 1-ns Delay Matching
- **Under Voltage Lockout for High-Side and** Low-Side Driver

#### **APPLICATIONS**

- Power Supplies for Telecom, Datacom, and **Merchant Markets**
- Half-Bridge Applications and Full-Bridge Converters
- **Isolated Bus Architecture**
- Two-Switch Forward Converters
- **Active-Clamp Forward Converters**
- **High Voltage Synchronous-Buck Converters**
- **Class-D Audio Amplifiers**


#### **CONTENTS**

Device Ratings	2
Electrical Characteristics	4
Device Information	11
Application Information	14
Additional References	22

#### DESCRIPTION

The UCC27200/1 family of high N-Channel MOSFET drivers include a 120-V bootstrap diode and high-side/low-side driver with independent inputs for maximum control flexibility. This allows for N-Channel MOSFET control in half-bridge, full-bridge, two-switch forward and active clamp forward converters. The low-side and the high-side gate drivers are independently controlled and matched to 1-ns between the turn-on and turn-off of each other.

#### Simplified Application Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPad is a trademark of Texas Instruments.



#### **DESCRIPTION (CONT.)**

An on-chip bootstrap diode eliminates the external discrete diodes. Under-voltage lockout is provided for both the high-side and the low-side drivers forcing the outputs low if the drive voltage is below the specified threshold.

Two versions of the UCC27200 are offered. The UCC27200 has high noise immune CMOS input thresholds while the UCC27201 has TTL compatible thresholds.

Both devices are offered in 8-pin SOIC (D), PowerPad™ SOIC-8 (DDA) and SON-8 (DRM) packages.

#### **ORDERING INFORMATION**

PACKAGED DEVICES(1)					
TEMPERATURE RANGE $T_A = T_J$ INPUT COMPATIBILITY SOIC-8 (D) <sup>(2)</sup> PowerPad <sup>TM</sup> SOIC-8 (DRM) <sup>(3)</sup> (DDA) <sup>(2)</sup>					
40°C to +440°C	CMOS	UCC27200D	UCC27200DDA	UCC27200DRMT	
-40°C to +140°C	TTL	UCC27201D	UCC27201DDA	UCC27201DRMT	

- (1) These products are packaged in Lead (Pb)-Free and green lead finish of PdNiAu which is compatible with MSL level 1 at 255-260°C peak reflow temperature to be compatible with either lead free or Sn/Pb soldering operations.
- (2) D (SOIC-8) and DDA (Power Pad<sup>TM</sup> SOIC-8) packages are available taped and reeled. Add R suffix to device type (e.g. UCC27200DR) to order quantities of 2,500 devices per reel.
- (3) DRM (SON-8) package comes either in a small reel of 250 pieces as part number UCC27200DRMT, or larger reels of 3000 pieces as part number UCC27200 DRMR.

#### **DEVICE RATINGS**

#### **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature, unless noted, all voltages are with respect to V<sub>SS</sub><sup>(1)</sup>

F	PARAMETER	VALUE	UNIT
Supply voltage range, (2) V <sub>DD</sub>		-0.3 to 20	
Input voltages on LI and HI, V <sub>LI</sub> , \	/ні	-0.3 to 20	
Output valtage on LO V	DC	-0.3 to V <sub>DD</sub> + 0.3,	
Output voltage on LO, V <sub>LO</sub>	Repetitive pulse <100 ns	-2 to V <sub>DD</sub> + 0.3	
Output valtage on LIC V	DC	$V_{HS}$ – 0.3 to $V_{HB}$ + 0.3	V
Output voltage on HO, V <sub>HO</sub>	Repetitive pulse <100 ns	$V_{HS}$ - 2 to $V_{HB}$ + 0.3, $(V_{HB}$ - $V_{HS}$ <20)	V
V # 110 V	DC	-1 to 120	
Voltage on HS, V <sub>HS</sub>	Repetitive pulse <100 ns	-5 to 120	
Voltage on HB, V <sub>HB</sub>		-0.3 to 120	
Voltage On HB-HS		-0.3 to 20	
Operating virtual junction tempera	ature range, T <sub>J</sub>	-40 to +150	
Storage temperature, T <sub>STG</sub>		-65 to +150	°C
Lead temperature (soldering, 10 s	sec.)	+300	
Power dissipation at T <sub>A</sub> = 25°C (D	D package) (3)	1.3	
Power dissipation at T <sub>A</sub> = 25°C (D	DDA package) <sup>(3)</sup>	2.7	W
Power dissipation at T <sub>A</sub> = 25°C (E	DRM package) <sup>(3)</sup>	3.3	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> All voltages are with respect to Vss. Currents are positive into, negative out of the specified terminal.

<sup>(3)</sup> This data was taken using the JEDEC proposed high-K test PCB. See THERMAL CHARACTERISTICS section for details.



#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage range	8	12	17	
V <sub>HS</sub>	Voltage on HS	-1		105	
	Voltage on HS, (repetitive pulse <100 ns)	-5		110	V
V <sub>HB</sub>	Voltage on HB	V <sub>HS</sub> + 8, V <sub>DD</sub> -1		V <sub>HS</sub> + 17, 115	
	Voltage slew rate on HS			50	V / ns
T <sub>J</sub>	Operating junction temperature range	-40		+140	°C

### **ELECTROSTATIC DISCHARGE (ESD) PROTECTION**

METHOD	MIN	UNIT
Human body model	2000	V
CDM	1000	V

#### THERMAL CHARACTERISTICS

over operating free-air temperature range, maximum power dissipation at ambient temperature:  $P_{DISS} = (150-T_A) / \theta_{JA}$ , (unless otherwise noted)

PACKAGE	θ <sub>JA</sub> (°C/W)(Junction to Ambient)	θ <sub>JC</sub> (°C/W)( Junction to Case)	θ <sub>JP</sub> (°C/W) ( Junction to PowerPad™)
D	95	71	NA
DDA <sup>(1)</sup>	46	71	4.8
DRM <sup>(2)</sup>	38	56	4.1

#### (1) Test board conditions:

- 3in x 3in, four4 layers, thickness: 0.062 in.
- 2-oz copper traces located on the top and bottom of the PCB.
- 2-oz copper ground planes on the internal 2 layers.
- Six thermal vias in the PowerPad™ area under the device package.
- (2) Test board conditions:
  - 3in x 3in, 4 layers, thickness: 0.062 in.
  - 2-oz copper traces located on the top and bottom of the PCB.
  - 2-oz copper ground planes on the internal 2 layers.
  - Four thermal vias in the PowerPad™ area under the device package.



### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range,  $V_{DD} = V_{HB} = 12 \text{ V}$ ,  $V_{HS} = V_{SS} = 0 \text{ V}$ , No load on LO or HO,  $T_A = T_J = -40 ^{\circ}\text{C}$  to +140°C, (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Supply	Currents							
I <sub>DD</sub>	VDD quiescent current		$V_{LI} = V_{HI} = 0$		0.4	8.0		
	VDD operating ourrent	UCC27200	$f = 500 \text{ kHz}, C_{LOAD} = 0$		2.5	4		
DDO	VDD operating current	UCC27201	f = 500 kHz, C <sub>LOAD</sub> = 0		3.8	5.5	mA	
I <sub>НВ</sub>	Boot voltage quiescent curre	nt	$V_{LI} = V_{HI} = 0 V$		0.4	8.0		
Інво	Boot voltage operating curre	nt	f = 500 kHz, C <sub>LOAD</sub> = 0		2.5	4		
I <sub>HBS</sub>	HB to V <sub>SS</sub> quiescent current		V <sub>HS</sub> = V <sub>HB</sub> = 110 V		0.0005	1	uA	
I <sub>HBSO</sub>	HB to V <sub>SS</sub> operating current		f = 500 kHz, C <sub>LOAD</sub> = 0		0.1		mA	
Input								
V <sub>HIT</sub>	Input rising threshold				5.8	8		
$V_{LIT}$	Input falling threshold		UCC27200	3	5.4			
V <sub>IHYS</sub>	Input voltage hysteresis				0.4		V	
V <sub>HIT</sub>	Input voltage threshold				1.7	2.5		
V <sub>LIT</sub>	Input voltage threshold		UCC27201	0.8	1.6			
V <sub>IHYS</sub>	Input voltage Hysteresis				100		m۷	
R <sub>IN</sub>	Input pulldown resistance			100	200	350	kΩ	
Underv	oltage Protection (UVLO)			,	•			
	VDD rising threshold			6.2	7.1	7.8		
	VDD threshold hysteresis				0.5			
	VHB rising threshold			5.8	6.7	7.2	V	
	VHB threshold hysteresis				0.4			
Bootst	rap Diode		<u>'</u>					
V <sub>F</sub>	Low-current forward voltage		I <sub>VDD</sub> - HB = 100 μA		0.65	0.85	.,	
V <sub>FI</sub>	High-current forward voltage		I <sub>VDD</sub> - HB = 100 mA		0.85	1.1	V	
R <sub>D</sub>	Dynamic resistance, ΔVF/ΔI		I <sub>VDD</sub> - HB = 100 mA and 80 mA		0.6	1.0	Ω	
LO Gat	te Driver			,	•			
V <sub>LOL</sub>	Low level output voltage		I <sub>LO</sub> = 100 mA		0.18	0.4		
V	High level output voltage	$T_{J} = -40 \text{ to } 125^{\circ}\text{C}$	$I_{LO}$ = -100 mA, $V_{LOH}$ = $V_{DD}$ - $V_{LO}$		0.25	0.4	V	
$V_{LOH}$	High level output voltage	$T_{J} = -40 \text{ to } 140^{\circ}\text{C}$	$I_{LO}$ = -100 mA, $V_{LOH}$ = $V_{DD}$ - $V_{LO}$		0.25	0.42		
	Peak pull-up current		$V_{LO} = 0 V$		3		Α	
	Peak pull-down current		V <sub>LO</sub> = 12 V		3		^	
HO Gat	te Driver							
V <sub>HOL</sub>	Low level output voltage		I <sub>HO</sub> = 100 mA		0.18	0.4		
	High lovel output voltage	$T_{J} = -40 \text{ to } 125^{\circ}\text{C}$	$I_{HO}$ = -100 mA, $V_{HOH}$ = $V_{HB}$ - $V_{HO}$		0.25	0.4	V	
V <sub>HOH</sub>	High level output voltage	T <sub>J</sub> = -40 to 140°C	$I_{HO}$ = -100 mA, $V_{HOH}$ = $V_{HB}$ - $V_{HO}$		0.25	0.42		
	Peak pull-up current	Peak pull-up current			3			
	Peak pull-down current		V <sub>HO</sub> = 12 V		3		Α	



### **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range,  $V_{DD} = V_{HB} = 12 \text{ V}$ ,  $V_{HS} = V_{SS} = 0 \text{ V}$ , No load on LO or HO,  $T_A = T_J = -40^{\circ}\text{C}$  to +140°C, (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propag	ation Delays					,	
_	\/ folling to \/ folling	$T_{J} = -40 \text{ to } 125^{\circ}\text{C}$	C <sub>LOAD</sub> = 0		20	45	
T <sub>DLFF</sub>	V <sub>LI</sub> falling to V <sub>LO</sub> falling	$T_J = -40 \text{ to } 140^{\circ}\text{C}$	$C_{LOAD} = 0$		20	50	
_	\/ folling to \/ folling	$T_J = -40 \text{ to } 125^{\circ}\text{C}$	$C_{LOAD} = 0$		20	45	
T <sub>DHFF</sub>	V <sub>HI</sub> falling to V <sub>HO</sub> falling	$T_J = -40 \text{ to } 140^{\circ}\text{C}$	$C_{LOAD} = 0$		20	50	
_	\/ riging to \/ riging	$T_J = -40 \text{ to } 125^{\circ}\text{C}$	$C_{LOAD} = 0$		20	45	ns
T <sub>DLRR</sub>	V <sub>LI</sub> rising to V <sub>LO</sub> rising	$T_J = -40 \text{ to } 140^{\circ}\text{C}$	$C_{LOAD} = 0$		20	50	
_	., ,	$T_{J} = -40 \text{ to } 125^{\circ}\text{C}$	$C_{LOAD} = 0$		20	45	
T <sub>DHRR</sub>	V <sub>HI</sub> rising to V <sub>HO</sub> rising	$T_J = -40 \text{ to } 140^{\circ}\text{C}$	$C_{LOAD} = 0$		20	50	
Delay N	Matching						
T <sub>MON</sub>	LI ON, HI OFF				1	7	no
$T_{MOFF}$	LI OFF, HI ON				1	7	ns
Output	Rise and Fall Time						
t <sub>R</sub>	LO, HO		C <sub>LOAD</sub> = 1000 pF		8		20
t <sub>F</sub>	LO, HO		C <sub>LOAD</sub> = 1000 pF		7		ns
t <sub>R</sub>	LO, HO (3 V to 9 V)		$C_{LOAD} = 0.1 \mu\text{F}$		0.35	0.6	
t <sub>F</sub>	LO, HO (3 V to 9 V)		$C_{LOAD} = 0.1 \mu\text{F}$		0.3	0.6	us
Miscell	aneous						
	Minimum input pulse width	that changes the output				50	20
	Bootstrap diode turn-off tim	е	$I_F = 20 \text{ mA}, I_{REV} = 0.5 A^{(1)(2)}$		20		ns

 <sup>(1)</sup> Typical values for T<sub>A</sub> = 25°C
 (2) I<sub>F</sub>: Forward current applied to bootstrap diode, I<sub>REV</sub>: Reverse current applied to bootstrap diode.



#### **TYPICAL CHARACTERISTICS**

## **UCC27200 IDD OPERATING CURRENT** vs FREQUENCY



## **UCC27201 IDD OPERATING CURRENT** vs FREQUENCY




Figure 1.

Figure 2.

### **BOOT VOLTAGE OPERATING CURRENT** vs FREQUENCY




Figure 3.

### **HB TO VSS OPERATING CURRENT** vs FREQUENCY




Figure 4.



40

8

10

12

### **TYPICAL CHARACTERISTICS (continued)**




Figure 5.

**UCC27200 INPUT THRESHOLD** 

14

V<sub>DD</sub> - Supply Voltage - V

16

18

20




Figure 7.

## UCC27201 INPUT THRESHOLD vs SUPPLY VOLTAGE




Figure 6.

#### UCC27201 INPUT THRESHOLD vs TEMPERATURE




Figure 8.



### **TYPICAL CHARACTERISTICS (continued)**

## LO AND HO HIGH LEVEL OUTPUT VOLTAGE vs TEMPERATURE




Figure 9.

# UNDERVOLTAGE LOCKOUT THRESHOLD vs TEMPERATURE




Figure 11.

## LO AND HO LOW LEVEL OUTPUT VOLTAGE vs TEMPERATURE




Figure 10.

## UNDERVOLTAGE LOCKOUT THRESHOLD HYSTERESIS VS TEMPERATURE




Figure 12.



### **TYPICAL CHARACTERISTICS (continued)**

# UCC27200 PROPAGATION DELAYS vs TEMPERATURE




Figure 13.

#### UCC27200 PROPAGATION DELAY VS SUPPLY VOLTAGE




Figure 15.

## UCC27201 PROPAGATION DELAYS vs TEMPERATURE




Figure 14.

#### UCC27201 PROPAGATION DELAY VS SUPPLY VOLTAGE




Figure 16.



12


10

### **TYPICAL CHARACTERISTICS (continued)**

0.5

0

2









Figure 19.



**OUTPUT CURRENT** 

Figure 18.

V<sub>LO</sub>, V<sub>HO</sub> - Output Voltage - V

#### QUIESCENT CURRENT VS SUPPLY VOLTAGE






Figure 20.



#### **DEVICE INFORMATION**







### **TERMINAL FUNCTIONS**

TERMI	TERMINAL I/O		DECODINE
NAME	NO.	1/0	DESCRIPTION
VDD	1	I	Positive supply to the lower gate driver. De-couple this pin to VSS (GND). Typical decoupling capacitor range is 0.22 $\mu F$ to 1.0 $\mu F$ .
НВ	2	I	High-side bootstrap supply. The bootstrap diode is on-chip but the external bootstrap capacitor is required. Connect positive side of the bootstrap capacitor to this pin. Typical range of HB bypass capacitor is 0.022 $\mu$ F to 0.1 $\mu$ F, the value is dependant on the gate charge of the high-side MOSFET however.
НО	3	0	High-side output. Connect to the gate of the high-side power MOSFET.
HS	4	ı	High-side source connection. Connect to source of high-side power MOSFET. Connect negative side of bootstrap capacitor to this pin.
HI	5	I	High-side input.
LI	6	I	Low-side input.
VSS	7	0	Negative supply terminal for the device which is generally grounded.
LO	8	0	Low-side output. Connect to the gate of the low-side power MOSFET.
PowerPAD™	PAD	-	Utilized on the DDA and DRM packages only. Electrically referenced to VSS (GND). Connect to a large thermal mass trace or GND plane to dramatically improve thermal performance. The PowerPad™ must be connected to VSS (GND) with a trace on the PCB when using the DRM package (cannot be left floating).



### **FUNCTIONAL BLOCK DIAGRAM**




Figure 21.

#### **TIMING DIAGRAMS**




Figure 22.



#### **APPLICATION INFORMATION**

#### **Functional Description**

The UCC27200 and UCC27201 are high-side/low-side drivers. The high-side and low-side each have independent inputs which allow maximum flexibility of input control signals in the application. The boot diode for the high-side driver bias supply is internal to the UCC27200 and UCC27201. The UCC27200 is the CMOS compatible input version and the UCC27201 is the TTL or logic compatible version. The high-side driver is referenced to the switch node (HS) which is typically the source pin of the high side MOSFET and drain pin of the low-side MOSFET. The low-side driver is referenced to VSS which is typically ground. The functions contained are the input stages, UVLO protection, level shift, boot diode, and output driver stages.

#### NOTE:

The term "UCC2720x" applies to both the UCC27200 and UCC27201.

#### **Input Stages**

The input stages provide the interface to the PWM output signals. The input impedance of the UCC27200 is 200  $k\Omega$  nominal and input capacitance is approximately 2 pF. The 200  $k\Omega$  is a pull-down resistance to Vss (ground). The CMOS compatible input of the UCC27200 provides a rising threshold of 48% of VDD and falling threshold of 45% of VDD. The inputs of the UCC27200 are intended to be driven from 0 to VDD levels.

The input stages of the UCC27201 incorporate an open drain configuration to provide the lower input thresholds. The input impedance is 200 k $\Omega$  nominal and input capacitance is approximately 4 pF. The 200 k $\Omega$  is a pull-down resistance to VSS (ground). The logic level compatible input provides a rising threshold of 1.7 V and a falling threshold of 1.6 V.

#### **UVLO (Under Voltage Lockout)**

The bias supplies for the high-side and low-side drivers have UVLO protection. VDD as well as VHB to VHS differential voltages are monitored. The VDD UVLO disables both drivers when VDD is below the specified threshold. The rising VDD threshold is 7.1 V with 0.5-V hysteresis. The VHB UVLO disables only the high-side driver when the VHB to VHS differential voltage is below the specified threshold. The VHB UVLO rising threshold is 6.7 V with 0.4-V hysteresis.

#### **Level Shift**

The level shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver.

#### **Boot Diode**

The boot diode necessary to generate the high-side bias is included in the UCC2720x family of drivers. The diode anode is connected to VDD and cathode connected to VHB. With the VHB capacitor connected to HB and the HS pins, the VHB capacitor charge is refreshed every switching cycle when HS transitions to ground. The boot diode provides fast recovery times, low diode resistance, and voltage rating margin to allow for efficient and reliable operation.

#### **Output Stages**

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance and high peak current capability of both output drivers allow for efficient switching of the power MOSFETs. The low-side output stage is referenced from VDD to VSS and the high-side is referenced from VHB to VHS.



#### **Design Tips**

#### **Switching the MOSFETs**

Achieving optimum drive performance at high frequency efficiently requires special attention to layout and minimizing parasitic inductances. Care must be taken at the driver die and package level as well as the PCB layout to reduce parasitic inductances as much as possible. Figure 23 shows the main parasitic inductance elements and current flow paths during the turn ON and OFF of the MOSFET by charging and discharging its CGS capacitance.





Figure 23. MOSFET Drive Paths and Circuit Parasitics



The  $I_{SOURCE}$  current charges the  $C_{GS}$  gate capacitor and the  $I_{SINK}$  current discharges it. The rise and fall time of the voltage across the gate to source defines how quickly the MOSFET can be switched. Based on actual measurements, the analytical curves in Figure 24 and Figure 25 indicate the output voltage and current of the drivers during the discharge of the load capacitor. Figure 24 shows voltage and current as a function of time. Figure 25 indicates the relationship of voltage and current during fast switching. These figures demonstrate the actual switching process and limitations due to parasitic inductances.






Figure 24. Turn-Off Voltage and Current vs Time

Figure 25. Turn-Off Voltage and Current Switching Diagram



Turning off the MOSFET needs to be achieved as fast as possible to minimize switching losses. For this reason the UCC2720x drivers are designed for high peak currents and low output resistance. The sink capability is specified as 0.18 V at 100-mA dc current implying 1.8- $\Omega$  R<sub>DS(on)</sub>. With 12-V drive voltage, no parasitic inductance and a linear resistance, one would expect initial sink current amplitude of 6.7 A for both high-side and low-side drivers. Assuming a pure R-C discharge circuit of the gate capacitor, one would expect the voltage and current waveforms to be exponential. Due to the parasitic inductances and non-linear resistance of the driver MOSFET'S, the actual waveforms have some ringing and the peak-sink current of the drivers is approximately 3.3 A as shown in Figure 18. The overall parasitic inductance of the drive circuit is estimated at 4 nH. The internal parasitic inductance of the SOIC-8 package is estimated to be 2 nH including bond wires and leads. The SON-8 package reduces the internal parasitic inductances by more than 50%.

Actual measured waveforms are shown in Figure 26 and Figure 27. As shown, the typical rise time of 8 ns and fall time of 7 ns is conservatively rated.



Figure 26. V<sub>LO</sub> and V<sub>HO</sub> Rise Time, 1-nF Load, 5 ns/Div

Figure 27. V<sub>LO</sub> and V<sub>HO</sub> Fall Time, 1-nF Load, 5-ns/Div



#### **Dynamic Switching of the MOSFETs**

The true behavior of MOSFETS presents a dynamic capacitive load primarily at the gate to source threshold voltage. Using the turn off case as the example, when the gate to source threshold voltage is reached the drain voltage starts rising, the drain to gate parasitic capacitance couples charge into the gate resulting in the turn off plateau. The relatively low threshold voltages of many MOSFETS and the increased charge that has to be removed (Miller charge) makes good driver performance necessary for efficient switching. An open loop half bridge power converter was utilized to evaluate performance in actual applications. The schematic of the half-bridge converter is shown in Figure 30. The turn off waveforms of the UCC27200 driving two MOSFETs in parallel is shown in Figure 28 and Figure 29.




Figure 28. V<sub>LO</sub> Fall Time in Half-Bridge Converter

Figure 29. V<sub>HO</sub> Fall Time in Half-Bridge Converter






Figure 30. Open Loop Half-Bridge Converter



#### **Delay Matching and Narrow Pulse Widths**

The total delays encountered in the PWM, driver and power stage need to be considered for a number of reasons, primarily delay in current limit response. Also to be considered are differences in delays between the drivers which can lead to various concerns depending on the topology. The sync-buck topology switching requires careful selection of dead-time between the high- and low-side switches to avoid 1) cross conduction and 2) excessive body diode conduction. Bridge topologies can be affected by a resulting volt-sec imbalance on the transformer if there is imbalance in the high and low side pulse widths in a steady state condition.

Narrow pulse width performance is an important consideration when transient and short circuit conditions are encountered. Although there may be relatively long steady state PWM output-driver-MOSFET signals, very narrow pulses may be encountered in 1) soft start, 2) large load transients, and 3) short circuit conditions.

The UCC2720x driver family offers excellent performance regarding high and low-side driver delay matching and narrow pulse width performance. The delay matching waveforms are shown in Figure 31 and Figure 32. The UCC2720x driver narrow pulse performance is shown in Figure 33 and Figure 34.



Figure 31. V<sub>LO</sub> and V<sub>HO</sub> Rising Edge Delay Matching

Saved: 25 AUG 2006 11:11:27

 $\underline{\mathsf{File}} \quad \underline{\mathsf{C}} \mathsf{ontrol} \quad \underline{\mathsf{S}} \mathsf{etup} \quad \underline{\mathsf{M}} \mathsf{easure} \quad \underline{\mathsf{U}} \mathsf{tilities} \quad \underline{\mathsf{H}} \mathsf{elp}$ 

1) 2

UCC27200 Vdd=12V

Saved: 25 AUG 2006 11:08:56 11:11 AM <u>File Control Setup Measure Utilities Help</u> 11:08 AM ле лЪ 1) Pr 2) Pr (4) PP UCC272fill Vdd=12V LQ. C=0uF t=10ns ∕но HI/LI H 5.00 ns/div % ∿ 18.561 ns 4 0 F 

C=0uF t=20ns HI/LI

H 5.00 ns/div % √ 19.911 ns

Figure 33. 20-ns Input Pulse Delay Matching

Figure 34. 10-ns Input Pulse Delay Matching

Figure 32. V<sub>LO</sub> and V<sub>HO</sub> Falling Edge Delay Matching

**4**0 ►

4) On 5.001



#### **Boot Diode Performance**

The UCC2720x family of drivers incorporates the bootstrap diode necessary to generate the high side bias internally. The characteristics of this diode are important to achieve efficient, reliable operation. The dc characteristics to consider are  $V_F$  and dynamic resistance. A low  $V_F$  and high dynamic resistance results in a high forward voltage during charging of the bootstrap capacitor. The UCC2720x has a boot diode rated at 0.65-V  $V_F$  and dynamic resistance of 0.6  $\Omega$  for reliable charge transfer to the bootstrap capacitor. The dynamic characteristics to consider are diode recovery time and stored charge. Diode recovery times that are specified with no conditions can be misleading. Diode recovery times at no forward current ( $I_F$ ) can be noticeably less than with forward current applied. The UCC2720x boot diode recovery is specified at 20ns at  $I_F$  = 20 mA,  $I_{REV}$  = 0.5 A. At 0 mA  $I_F$  the reverse recovery time is 15 ns.

Another less obvious consideration is how the stored charge of the diode is affected by applied voltage. On every switching transition when the HS node transitions from low to high, charge is removed from the boot capacitor to charge the capacitance of the reverse biased diode. This is a portion of the driver power losses and reduces the voltage on the HB capacitor. At higher applied voltages, the stored charge of the UCC2720x PN diode is often less than a comparable Schottky diode.

#### **Layout Recommendations**

To improve the switching characteristics and efficiency of a design, the following layout rules should be followed.

- Locate the driver as close as possible to the MOSFETs.
- Locate the V<sub>DD</sub> and V<sub>HB</sub> (bootstrap) capacitors as close as possible to the driver.
- Pay close attention to the GND trace. Use the thermal pad of the DDA and DRM package as GND by connecting it to the VSS pin (GND). NOTE: On the DRM package the PowerPAD™ MUST be connected to VSS on the PCB as this connection is not internal in the driver package. The GND trace from the driver goes directly to the source of the MOSFET but should not be in the high current path of the MOSFET(S) drain or source current.
- Use similar rules for the HS node as for GND for the high side driver.
- Use wide traces for LO and HO closely following the associated GND or HS traces. 60 mil to 100 mil width is preferable where possible.
- Use as least two or more vias if the driver outputs or SW node needs to be routed from one layer to another.
   For GND the number of vias needs to be a consideration of the thermal pad requirements as well as parasitic inductance.
- Avoid L<sub>1</sub> and H<sub>1</sub> (driver input) going close to the HS node or any other high dV/dT traces that can induce significant noise into the relatively high impedance leads.
- Keep in mind that a poor layout can cause a significant drop in efficiency versus a good PCB layout and can even lead to decreased reliability of the whole system.






Figure 35. Example Component Placement


### **Additional References**

These references and links to additional information may be found at www.ti.com.

- 1. Additional layout guidelines for PCB land patterns may be found in Application Brief SLUA271
- 2. Additional thermal performance guidelines may be found in Application Reports SLMA002A and SLMA004

## DDA (R-PDSO-G8)

## PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.

PowerPAD is a trademark of Texas Instruments.



## DRM (S-PDSO-N8)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- Ç. SON (Small Outline No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Package complies to JEDEC MO-229.






#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

## DRM (S-PDSO-N8)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



## D (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265